Synthesis Techniques for Pseudo-Random Built-In Self-Test Based on the LFSR
نویسنده
چکیده
The structure of test system based on application built-in self-test (BIST) circuitries has been proposed. The main idea is oriented on minimization of hardware overheads and dealt with automatization of BIST-circuitries generation. Test generator based on linear feedback shift register (LFSR) provides two types of testing pseudorandom and deterministic. The proposed modified Berlekamp–Massey algorithm is used for generation the LFSR polynomial coefficients. The experimental results of technique application for some ISCAS’89 benchmark circuits have been shown. The entire design is modelled using Verilog language and simulation is done using Xilinx ISE 12.1 tool and synthesis is done using XST synthesis tool.
منابع مشابه
An apparatus for pseudo-deterministic testing
Pseudo-random testing is popularly used, particularly in Built-In Self Test (BIST) applications. To achieve a desired fault coverage, pseudo-random patterns are often supplemented with few deterministic patterns. When positions of deterministic patterns in the pseudo-random sequence are known a priori, pseudo-random sub-sequences can be chosen such that they cover these deterministic patterns. ...
متن کاملHybrid BIST Using an Incrementally Guided LFSR
A new hybrid BIST scheme is proposed which is based on using an “incrementally guided LFSR.” It very efficiently combines external deterministic data from the tester with on-chip pseudo-random BIST. The hardware overhead is very small as a conventional STUMPS architecture [1] is used with only a small modification to the feedback of the LFSR which allows the tester to incrementally guide the LF...
متن کاملConcurrent Generation of Pseudo Random Numbers with LFSR of Fibonacci and Galois Type
We have considered implementation of parallel test pattern generator based on a linear feedback shift register (LFSR) with multiple outputs used as a building block in built-in-self-test (BIST) design within SoC. The proposed design can drive several circuits under test (CUT) simultaneously. The mathematical procedure for concurrent pseudo random number (PRN) generation is described. We have im...
متن کاملSynthesis Techniques for Pseudo-Random Built-In Self-Test
This technical report contains the text of Nur Touba's thesis "Synthesis Techniques for Pseudo-Random Built-In Self-Test." The thesis appendices have appeared as CRC Technical Reports, and are not included here.
متن کاملMixed-mode Bist Based on Column Matching
A test-per-clock BIST method for combinational or full-scan circuits is proposed. The method is based on a design of a combinational block the decoder, transforming pseudo-random LFSR code words into deterministic test patterns. A Column-Matching algorithm to design the decoder is proposed. The Column-Matching method modified to support a mixed-mode BIST is proposed as well. Here the BIST is di...
متن کامل